

~~B1~~
~~A2~~
PDS/GBG/CDR/CN
a non-volatile storage storing first memory information of said first memory size and a second memory information of a second memory to be hot-plugged,

a processor acquiring said first and second memory information from said non-volatile storage and mapping said first memory based on said first and second memory information.

--22. A computer system according to claim 21,
wherein said processor generating first logical-physical address translating table for said first memory based on said first and second memory information and stores at least a part of said first logical-physical address translating table in said first memory, and

wherein said processor assigns a region to store a second logical-physical address translating table for said second memory in said first memory.

--23. A computer system according to claim 22,
wherein said first memory has a non-translatable region, and

wherein said processor uses said non-translatable region for said first and second logical-physical address translating table.

--24. A computer system according to claim 22,
wherein said processor has TLB.

--25. A computer system according to claim 21,

(3) wherein said non-volatile storage is EEPROM.

XX --26. A computer system comprising,

a first main memory,

a non-volatile storage storing a first configuration information of said first main memory and second configuration information of a second main memory to be hot-added, and

a processor acquiring said first and second configuration information from said non-volatile storage on memory-mapping of said first main memory.

--27. A computer system according to claim 26,

wherein said processor assigns non-address translated region in said first main memory on memory-mapping of said first main memory.

--28. A computer system according to claim 27,

wherein said processor determines size of said non-address translated region based on said first and second configuration information.

--29. A computer system according to claim 28,

wherein said processor generates a first logical-physical address translation pairs of said first main memory based on said first configuration information and stores at least a part of said logical-physical address translation pairs in said non-address translated region.

--30. A computer system according to claim 28,

b1
b2
fix
wherein said processor assigns a region a second logical-physical address translating pairs of said main memory in said non-address translated region.

--31. A computer system according to claim 26,

wherein said non-volatile storage is EEPROM.

--32. A computer system according to claim 26,

wherein said processor has TLB.

--33. A computer system, which supports a virtual memory system, said computer system comprising,

a first main memory,

a non-volatile storage storing a first information setting a memory size of a second main memory to be hot-inserted,

a processor mapping said first main memory and acquiring said first information upon said mapping.

--34. A computer system according to claim 33,

wherein said processor assigns a top priority region of interrupt handling in said first main memory.

--35. A computer system according to claim 34,

wherein said processor acquires a memory size of said first main memory and determines said not priority region from said memory size of said first main memory and said first information.

--36. A computer system according to claim 35,